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Abstract: We demonstrate sub-10 nm transistor channel 
lengths by directed self-assembly patterning of monolayer 
MoS2 in a periodic chain of homojunction semiconducting- 
(2H) and metallic-phase (1T’) MoS2 regions with half-pitch of 
7.5 nm. The MoS2 composite transistor possesses an off-state 
current of 100 pA/µm and an Ion/Ioff ratio in excess of 105. 
Modeling of the resulting current-voltage characteristics 
reveals that the 2H/1T’ MoS2 homojunction has a resistance of 
75 Ω.µm while the 2H-MoS2 exhibits low-field mobility of ~8 
cm2/V.s and carrier injection velocity of ~106 cm/s. 
Introduction: 2D crystals of layered transition metal 
dichalcogenides (2D-TMDCs) such as MoS2 are ideal 
candidates for aggressive miniaturization of field-effect 
transistors (FETs) to the single digit nanometer scale. In 
addition to large bandgap, chemical stability and compatibility 
with CMOS processes [1, 2], this class of materials can benefit 
from their atomically thin body with dangling-bond-free 
surfaces. Because of this and their ultra-small body thickness 
which leads to very small electrostatic characteristic scaling 
length, λ=√(εs.ts.tox/εox), transistor subthreshold swing (SS) 
and drain-induced barrier lowering (DIBL) coefficient in such 
films can be significantly smaller than  for conventional thin-
body semiconductors. In particular, monolayer-MoS2 (ML-
MoS2), because of its bandgap of 1.8 eV yields high Ion/Ioff 
ratio MOSFETs, while its low dielectric constant, εs = 4-7, and 
atomically thin body, ts ≈ 0.7 nm, facilitate the reduction of λ. 
In our previous work [3], we reported a 15-nm channel length 
MoS2 FET using monolayer graphene as the Source/Drain 
(S/D) contacts. In this work, by exploiting the semiconducting 
to metallic phase transition in MoS2 [4], we demonstrate a sub-
10-nm transistor channel length by patterning of MoS2 in a 
periodic chain of homojunction semiconducting- (2H) and 
metallic-phase (1T’) MoS2 regions. The 2H- to 1T’-phase 
transition occurs by exposing 2H-MoS2 to n-butyl lithium 
solution as confirmed by electrical and photoluminescence 
measurements (Fig.1). Sub-10 nm 1T’/2H MoS2 patterning is 
achieved by directed self-assembly (DSA) of block 
copolymers (BCP) technique which is one of the most 
promising emerging technologies for cost-effective, nanoscale, 
and high-volume manufacturing [5].  
Device Fabrication: The key steps for fabricating BCP 
patterned MoS2 FETs, as well as a schematic of the devices are 
shown in Figs. 2 and 3, respectively. ML-MoS2, grown by 
chemical vapor deposition (CVD), was transferred onto a [p+ 
Si/native SiO2] substrate coated with 10 nm of HfO2 (EOT≈ 4 
nm) serving as the back gate (BG). Subsequently, by means of 
electron beam lithography and Au metallization, end-contacts 
to the MoS2 film and measurement pads were formed. Next the 
surface of the substrate is functionalized with hydroxyl 
terminated polystyrene (OH-PS), poly(styrene-b-
dimethylsiloxane) (PS-b-PDMS) BCP solution is spun-on 
followed by a solvent vapor annealing step to promote 
microphase separation, and finally selective reactive ion 
etching (RIE) of PS matrix is done in a controlled O2 plasma 
leaving behind oxidized-PDMS (ox-PDMS) lines parallel to 
the Au lines. Fig.4a shows the final ox-PDMS lines with half-
pitch of 7.5 nm formed between Au lines contacting the MoS2 
film. Next, the phase transition treatment of the ox-PDMS-
patterned MoS2 is applied to selectively convert the uncovered 
underlying 2H-MoS2 to 1T’-MoS2, while the ox-PDMS-
covered regions remain semiconducting. These alternating 2H-
MoS2/1T’-MoS2 areas correspond to semiconducting and 
metallic regions with same length, and form a chain of 
transistors in series as shown in Fig. 4b. The resulting transistor 
pitch is equal to the BCP period, 15 nm, with channel length of 
7.5 nm. The minimum number of transistors-in-series thus 
formed between a pair of 120-nm-spaced Au electrodes was 8.  
Results and discussion: Fig. 5a shows the Id-Vg evolution at 
three fabrication stages of an eventual chain of eight ML-MoS2 
FETs with 15 nm pitch. As can be seen, the ML-MoS2 survives 
the PS etching step and still shows high Ion/Ioff modulation. 
However, current degradation of more than two orders of 
magnitude is observed as well as higher SS and shifted 
threshold voltage (V t) compared with the as-fabricated MoS2-
FET. These changes are the consequences of the MoS2 surface 
being affected by the plasma radicals. The unwanted 
degradation is nevertheless direct indication that the PS film is 
fully etched and the gaps between PDMS lines are fully opened. 
The last Id-Vg curve in Fig. 5a shows the same device 
characteristics after phase-transition treatment. Fig 5b shows 
the final device at different Vd values highlighting the 
significant increase of Ioff at Vd=1 V, which can be attributed 
to direct source-drain tunneling in the individual FETs. Fig. 6a 
shows the model fit to the data using the MIT Virtual Source 
model [6]. The transfer curve below threshold is determined by 
the MoS2 threshold voltage (~ -1V), gate capacitance (for 4 nm 
EOT) and carrier velocity (8x105 cm/s). Near and above 
threshold (Vg>0 V), the contact resistance (~20 
kΩ.µm) dominates over the channel resistance until the 
Schottky contact resistance between the Au metal and MoS2 is 
sufficiently low (~1 kΩ.µm  for Vg>2 V). In this regime 
(Vg>2V), the channel resistance dominates again and the 
transport is determined by carrier mobility (µ ≈ 8 cm2/V.s) and 
series resistance between 1T’/2H MoS2 homojunction (~ 75 
Ω.µm). Fig. 6b shows the predicted transfer characteristics of 
an idealized single 7.5 nm MoS2 transistor assuming MoS2-
metal contact resistance of 100 Ω.µm, and double gate with 
appropriate work-function and EOT of 0.5 nm leading to a 
drastically improved SS (62 mV/dec), low DIBL (~20 mV/V) 
and higher ON current. The carrier velocity and mobility found 
here from the modeling of the experimental devices are 
comparable to previously estimated values [7-9]. With the 
current CVD growth technique, the Ion is 0.1 mA/µm for 
Ioff≈10 pA/µm at Vd=0.5 V (Fig. 6b). Further improvement of 
carrier velocity is possible with improved film-growth method 
to meet ITRS requirements for future nodes. Conclusions: We 
have demonstrated the operation of MoS2 FETs with the shortest 
and thinnest S/D channel, namely ~7.5 nm long and ~0.7 nm thick, 
reported to date. The transistor chain shows Ion/Ioff ≈106 with Ioff 
≈100 pA/µm. Further improvement of Ion current is possible by 
improved growth of MoS2 and thus increased carrier velocity and 
mobility to meet the current requirement for high performance.  
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Fig. 2. Fabrication process flow of the short channel 1T’/2H MoS2 FETs 
patterned by DSA-BCP technique. Step (b) includes ALD-HfO2 at 
200 °C, followed by annealing in a forming gas at 400 °C.  
Fig. 1. (a) Id-Vg of a long-channel MoS2 FET before and after phase 
transition treatment. The intrinsic 2H-MoS2 FET shows strong 
semiconducting behavior with large gate modulation, while after the 
phase transition, it shows constant (compliance) current due to metallic 
1T’-MoS2. (b) PL spectra of monolayer 2H- and 1T’-MoS2: The 2H 
phase shows a strong PL peak at 1.85 eV, while the PL of the 1T’-phase 
is absolutely quenched owing to its gapless metallic characteristics. 
 
Fig. 3. Schematics depicting the different steps of the DSA of BCP on 
MoS2 FETs  
Fig.4. (a) SEM images show ox-PDMS lines with 15 nm pitch after PS 
etch on surfaces with no guide pattern as well as surfaces with Au lines 
as directional guides. The absence of pattern leads to random formations 
of the ox-PDMS lines while in patterned surface lines are self-assembled 
in parallel with the Au electrodes. (b) Schematic short channel FET 
comprised of a 2H-MoS2 channel contacted to two adjacent metallic 1T’-
MoS2 regions forming S/D contacts. 
 
Fig. 5. (a) Evolutions of Id-Vg at Vd = 0.5 V of a CVD monolayer MoS2-
FET: As-fabricated (black), after PS etch (red) and final (blue) after 
phase transition treatment with n-butyl lithium. (b) Id-Vg of the final 
device (8x MoS2 FETs, Lch=7.5nm) at different Vd values.  
(b) (a) 
(a) (b) 
Fig. 6. (a) MVS fit of the experimental data for the 8 transistor array, high 
end-contact resistance dominates transport above threshold and limits the 
Ion below 100 µA/µm. (b) Performance prediction of a single transistor 
with a double-gate structure, EOT of 0.5 nm, and with the same device 
parameters but assuming excellent contact resistance (100 Ω.µm). 
Threshold voltage is adjusted to +0.5V for this plot. 
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